

US005748488A

United States Patent [19]

Gregory et al.

[11] Patent Number:

5,748,488

[45] Date of Patent:

May 5, 1998

[54] METHOD FOR GENERATING A LOGIC CIRCUIT FROM A HARDWARE INDEPENDENT USER DESCRIPTION USING ASSIGNMENT CONDITIONS

[75] Inventors: Brent L. Gregory, Sunnyvale; Russell
B. Segal, Mountain View, both of Calif.

[73] Assignee: Synopsys, Inc., Mountain View, Calif.

[21] Appl. No.: 478,068

[22] Filed: Jun. 7, 1995

Related U.S. Application Data

[63] Continuation of Ser. No. 632,439, Dec. 21, 1990, abandoned.

[51] Int. Cl. G06F 17/50 [52] U.S. Cl. 364/490

[56] References Cited

U.S. PATENT DOCUMENTS

3,458,240 7/1969 Hans	on 328/92
4,342,093 7/1982 Miyo	oshi 364/578
4,677,587 6/1987 Zema	any, Jr 364/900
4,703,435 10/1987 Darri	nger 364/489
4,725,971 2/1988 Dosh	i et al 364/578

(List continued on next page.)

OTHER PUBLICATIONS

Russell B. Segal, BDSYN: Logic Description Translator, BDSIM: Switch-level Simulator 1-90, Electronics Research Laboratory, University of California, Berkeley, CA (May 21, 1987).

Laung-Terng Wang et al., SSIM: A Software Levelized Compiled-Code Simulator 2-8, 24th ACM/IEEE Design Automation Conference, Paper 2.1 (1987).

D.E. Thomas et al., *The System Architect's Workbench* 337–343, 25th ACM/IEEE Design Automation Conference, Paper 23.2 (1988).

(List continued on next page.)

Primary Examiner—Eric Coleman Attorney, Agent, or Firm—Skjerven. Morrill, MacPherson, Franklin & Friel; Forrest E. Gunnison

[57] ABSTRACT

A method and system are provided for generating a logic network using a hardware independent description means. A logic circuit synthesizer, in response to a user description specifying only signals and the circumstances under which the signals are produced, generates a logic network that generates the signals specified in the user description, e.g., a net list of logic elements, such as logic gates, high impedance drivers, level sensitive latches and edge sensitive flip-flops along with the interconnections of the logic elements. In one embodiment, the logic circuit synthesizer includes a preprocessor means and a logic circuit generator means. The preprocessor means, in response to the user description, converts signals and conditions in the user description into a structure having nodes interconnected by edges. The edges include an edge condition under which the edge is traversed. The logic circuit generator, using the structure and the edge conditions, creates a logic network that generates the signals specified in the user description.

14 Claims, 25 Drawing Sheets

Microfiche Appendix Included (3 Microfiche, 205 Pages)

